

BRAC UNIVERSITY
Department of Computer Science and Engineering

Examination: Quiz - 2
 Duration: 25 minutes

Semester: Spring 2025
 Full Marks: 15

CSE 340: Computer Architecture

Name: <u>Solution</u>	ID:	Section: <u>2</u>
-----------------------	-----	-------------------

1. ^{c1} if (a > b and b < c);
 ^{c2} a = b
 elif (a == 5):
 c = 10
 else:
 d = d + 10

Construct the equivalent RISC-V code of the above high-level code. Variables a,b,c,d are associated with register X₁₁, X₁₂, X₁₃, X₁₄ respectively [4]

Answer:

BGE X ₁₂ , X ₁₁ , Elif BGE X ₁₂ , X ₁₃ , Elif ADD X ₁₁ , X ₁₂ , X ₀ BEQ X ₀ , X ₀ , Exit	Elif: ADD X ₀ , X ₀ , 5 BNE X ₁₁ , X ₀ , Else ADDI X ₁₃ , X ₀ , 10 BEQ X ₀ , X ₀ , Exit	Else: ADDI X ₁₄ , X ₁₄ , 10 Exit:
--	---	---

2. In the RISC-V architecture, each instruction is encoded as a 32-bit binary sequence. In this standard format, the rs (source register) and rd (destination register) fields are typically 5 bits in size.

Suppose we are working with a prototype version of RISC-V that includes 60 registers. For this prototype version, what would be the required size of the rs or rd field? [3]

Answer: 60 registers. register number → (0-59)

We store register number in rs/rd field. Max number is 59 → 111011 → 6 bits to represent 59.

So, size of rs/rd field = 6 bits.

3. Find the RISC-V code of the following machine Codes.

i. 0x00AA9B93 Sll: X₂₃, X₂₁, 10 [3]

Answer:

0000 0000 1010 1010 1001 1011 1001 0011
 f6 imm rs-1 f3 rd opcode → I type
 ↳ to find exact imm.

ii. 0x08C2BAB3

[3]

Answer:

0000 1000 1100 0010 1011 1010 1011 0011
 f7 rs2 rs1 f3 rd opcode → R type

OR X₂₁, X₅, X₁₂ | combination of f3 & f7 to find exact instruction.

4. Although SRLI is an I-type instruction, the immediate field is restricted to 6 bits. Explain the reason for this constraint? [2]

Answer:

Register size = 64 bits. So, valid shifting 1 to 63

SRLI $X_{12}, X_{13}, \text{---}$

Maximum shifting 63 times.

How many times we shift. $63 = \underbrace{111111}_{6 \text{ bits}}$

Format	Instruction	Opcode	Funct3	Funct7/Funct6
R	ADD	0110011	001	0000000
	SUB	0110011	110	0000001
	AND	0110011	010	0000001
	OR	0110011	011	0000100
	SLL	0110011	101	0000100
I	LD	0000011	000	N/A
	LW	0000011	010	N/A
	LH	0000011	011	N/A
	LB	0000011	001	N/A
	ADDI	0010011	000	N/A
	SLLI	0010011	001	0000000
	SRLI	0010011	010	0000000
	ORI	0010011	011	N/A
S	SD	0100011	000	N/A
	SW	0100011	001	N/A
	SH	0100011	010	N/A
	SB	0100011	011	N/A